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Abstract—Massively Parallel Multi-Processors System-on-
Chip (MP2SoC) architectures have been widely deployed to run
challenging high-performance computations. However, the ever
greater demand for energy efficiency fosters energy budgeting in
MP2SoC systems. Nowadays, having the appropriate Electronic
Design Automation (EDA) tools for power estimation is manda-
tory. The major challenge for the design of such tools is to reach a
better tradeoff between accuracy and time-to-market. This paper
presents a Model Driven Engineering (MDE)-based energy-aware
Design Space Exploration (DSE) approach allowing the designer
to take the power consumption criterion into account early in the
design flow. The originality of this approach is that it integrates
the Energy-Aware Duplication (EAD) algorithm that strives to
balance schedule lengths and energy savings by considering the
most important sources of energy consumption in MP2SoC: the
massive number of processing elements (PE) and the high-speed
Network-on-Chip (NoC). To demonstrate the effectiveness of the
proposed approach, we conducted experiments using the H.263
encoder application. The obtained results demonstrated that EAD
can effectively save energy in MP2SoC systems. They also showed
that our MDE approach is capable of accelerating the DSE
process to make early energy-efficient design decisions.
Keywords—Energy-aware, Co-Design, MARTE, MDE, MP2SoC
I. INTRODUCTION
The use of highly integrated System-on-Chip (SoC) to run
data intensive multimedia functions has increased rapidly over
the past decade. Simultaneously, the semiconductor industry
continued to guide technology along the lines of Moore’s law
making advantage from the gigantic number of transistors that
doubled every 1.96 years between 1971 and 2001. Following
this historical trend, the only performance concern of complex
multimedia applications was the speed of the SoC, which
keeps increasing along with the high transistor density. At the
Intel Developer Forum, in September 2007, Gordon Moore
predicted that his famous law would no longer be valid in
ten to fifteen years. The ITRS studied the transistor density
variations from 2011 to 2026, and showed that Moore’s
prediction became a reality since 2013: the rate has slowed
to about 1.2 times per year [1]. It was typically accepted,
at this stage, that miniaturizing Complementary Metal Oxide
Semiconductor (CMOS) circuits, reducing the supply voltage,
and increasing the frequency had become impracticable. To
improve system effectiveness, increasing the number of cores
in a circuit while limiting core complexity seems more efficient
than using a unique complex core. Consequently, Massively
Parallel Multi-Processors System-on-Chip (MP2SoC) have be-
come the direction for future scaling and several MP2SoC
systems have already been announced. The Intels Xeon-Phi
co-processor, for example, contains up to 61 X86 cores,
providing 1.2 teraflops of performance. The world’s fastest
supercomputer according to the TOP500 lists for June 2015
[2], Tianhe-2, includes a total of 3,120,000 cores of both Intel
Xeon processors and Intel Xeon Phi co-processors.
As the speed metric of MP2SoCs has increased over time,
another metric has become more important: power consump-
tion. Tianhe-2, for example, requires 17,8 kW of power to op-
erate 33,8 trillion calculations per second. Over the past years,
the particular focus on speed, which has been the synonym of
performance, has led to the emergence of massively parallel
systems that consume high amounts of power and produce a
large amount of heat.
Power and energy efficiency must now be added to the
performance metrics of embedded systems, making perfor-
mance per watt the new metric of merit. Consequently, power
consumption becomes a key criterion to take into consideration
during design space exploration [3]. Finding a tradeoff between
power consumption and performance early in the design flow
in order to satisfy time-to-market is the design challenge of
Electronic Design Automation (EDA) tools.
In the recent years, numerous techniques have been in-
tegrated into system-level EDA tools to minimize the power
consumption in embedded systems. The research challenges
tackled by this paper are: (a) proposing a power estimation
and optimization approach that takes the consumption criterion
into account early in the design flow while achieving a better
tradeoff between estimation accuracy and speed (b) integrating
a power management technique that considers the power
consumption of both processors and interconnects of a given
MP2SoC.
The key contribution of the work presented in this paper
is the implementation of a scheduling kernel that contains a
state-of-the-art power-aware scheduling algorithm: the Energy-
Aware Duplication (EAD) algorithm [4]. The scheduling algo-
rithm uses a task duplication strategy to eliminate commu-
nication delay among processors, reducing the overall com-
munication overheads in MP2SoC while saving energy. The
scheduling kernel is integrated into an MDE-based Design
Space Exploration (DSE) approach to optimize both speed
and energy efficiency in MP2SoC. Moreover, the proposed
framework extends the Modeling and Analysis of Real-Time
and Embedded systems (MARTE) profile with power aspects
of MP2SoC systems providing a time-saving specification
methodology.
This paper is organized as follows: in the next Section, a
litterature overview will be highlighted. In Section III, main
features of our proposed power-aware DSE methodology are
briefly described. Section IV details the introduced MARTE
extensions for the specification of power objectives. In Sec-
tion V, the energy-aware scheduling kernel is detailed. The
effectiveness of the approach is demonstrated using the H.263
encoding application as a case study in Section VI.
II. LITTERATURE OVERVIEW
In energy-aware EDA tools, the power estimation process is
affected by three aspects: the power specification language, the
abstraction level of the specification and the available power
estimation and optimization techniques.
A. Languages for power specification
There are several studies proposed in the literature aiming
to characterize power consumption in embedded systems at
different levels of abstraction using specification languages.
In an attempt to achieve high accuracy, two languages have
emerged to describe power concepts at register transfer level
(RTL). The Unified Power Format (UPF) [5] and the Common
Power Format (CPF)[6] IEEE standards improve the design,
verification and implementation of complex integrated circuits
while providing concepts to annotate power supplies and power
control of a given design. As we move up to higher levels,
SystemC-based power modeling approaches capturing power
design characteristics in Transaction-Level Modeling (TLM)
have emerged to provide fast estimations and simulations.
Authors in [7] extend the CPF/UPF standards with TLM
directives to define a system-level power model. Then, the
TLM simulation front-end processes an automatic TLM in-
strumentation process and enables voltage-tuned simulation.
Nowadays, the increase of design abstraction levels that Uni-
fied Modeling Language (UML) profiles provide, make early
power estimation and optimization possible while using UML
annotations. SysML and MARTE profiles provide annotations
to describe some aspects related to power consumption in
embedded systems. To support the modeling of dynamic power
management, authors in [8] propose a MARTE extension that
relies on UML finite state machines. Another MARTE-based
power consumption profile is described in [9]. Authors propose
an off-line Dynamic voltage scaling (DVS)-based scheduling
algorithm to analyze the power consumption of real-time
embedded systems. These extensions are not sufficient for our
approach as they only focus on MPSoC systems with a limited
number of Processing Elements (PEs). In addition, the energy
consumption of NoCs is neglected and the proposed power
management techniques are limited to processors.
B. EDA tools for power estimation and optimization
A new research trend is raising that aims at developing
EDA tools for power consumption at different abstraction
levels moving from RTL level to System level to finally achieve
model abstraction level. Among the power optimization tools
operating at the RTL level we can mention PETROL [10].
To deal with the long simulation time, SimplePower [11] and
Wattch [12] tools have been developed for power consumption
estimation at system-level. While allowing accurate power
estimation, simulation time keeps increasing when exploring
complex architectures. To meet performance requirements and
to achieve quick exploration times, the EDA industry relies on
MDE approaches demanding for system power consumption
estimation at early stage in the design flow. STORM [13],
Gaspard2 [14] [15] , PETS [16] , CAT [17] and TTool [18] are
MDE-based power-aware tools that rely on high-level models.
While STORM and CAT use AADL-based design entries
for system-level power and energy consumption estimation,
PETS benefits from the generated SystemC code to estimate
the power consumption during simulations. Similar to GAS-
PARD2, which uses the MARTE profile for power specifica-
tion, the TTool DSE toolkit integrates power concepts in its
DIPLODOCUS UML profile. MDE-based methodologies for
the power estimation of MPSoC systems defined in [14] and
[15] were integrated in the Gaspard2 framework. In [14], the
proposed methodology allows one to automatically generate
system descriptions at Cycle-Accurate Bit-Accurate (CABA)
and Programmers View with Timing (PVT) simulation lev-
els. The same approach was adopted in [15]. The generated
simulated architectures in [14] and [15] are used to estimate
power consumption. Comparing these related works with our
approach, we can observe that none of them uses energy-
aware scheduling algorithms for the high-level design space
exploration of MP2SoC systems. Moreover, these approaches
mainly try to exploit low-level simulations for power analysis.
On the contrary, our approach is based on a data-flow based
specification for the high-level analysis of MP2SoC.
III. CONTEXT
A. Previous work and limitations
An automatic DSE approach that takes advantage from
MDE and MARTE was proposed in [19] [20]. It defines
two levels of abstraction that alleviate the analysis and gen-
eration of data-intensive processing applications running on
MP2SoC architectures (Figure. 1). The first level is based
on a novel extension of the famous Synchronous Data Flow
(SDF) [21] Model-of-Computation (MoC), the Parameterized
and Interfaced Synchronous Dataflow (piSDF) [22] model.
Another level is introduced in our platform-based co-design
flow facilitating IP integration, architecture generation and
system analysis. This level complies with a model based on
the IP-XACT standard [23] named System-Level Architecture
Model (S-LAM) [24]. High-level MARTE-based specification
of the parallel architecture can be then refined in an MDE-
based process to produce S-LAM description of the platform.
In [19], the UML/MARTE methodology for modeling the
data-parallel application and the automatic generation of the
piSDF specification have been presented. In [20], the automatic
generation from the UML/MARTE specification of the S-LAM
description of the architecture was explained. The final step in
the proposed approach is the rapid prototyping of the piSDF/S-
LAM/Scenario combination using PREESM [25]. The flexible
rapid prototyping process in PREESM consists of exploring
the design tradeoffs at system-level while taking into account
system constraints and objectives present in a scenario file.
The central feature of the rapid prototyping method is the
multi-core scheduler. Before starting the scheduling phase,
PREESM performs three transformations aiming to expose the
parallelism of the application: the piSDF graph is transformed
into a Hierarchical SDF, then into a single rate SDF and finally
into a DAG. The latter is processed by the proposed scheduler.
Prototyping complex application using the scheduling kernel
of PREESM brings some limitations including:
• Lack of energy estimation and optimization
• Scheduling with a bounded set of processors
In fact, performance is evaluated based on two metrics,
throughput and latency. At the end of the scheduling process, a
Gantt chart of the execution is displayed, plotting the optimal
schedule. Memory storage requirements and speedup values
are also estimated and plotted in different charts. Although
the optimization of these constraints is vital when dealing with
high-performance applications, limited power consumption is
becoming an even more important objective with the ever
increasing number of cores inside MP2SoC systems.
In addition, the static scheduling algorithms implemented
within the PREESM scheduler, including the list scheduling
and the FAST algorithms, are mainly dedicated to scheduling
tasks on MPSoC systems with a bounded number of proces-
sors.
B. Energy optimization and performance estimation frame-
work
Task partitioning and scheduling approaches take important
part in achieving high performance for parallel applications on
MP2SoC systems.
Recently, many State-of-the-Art studies dealing with
power-aware scheduling have been conducted, demonstrat-
ing that Dynamic Voltage and Frequency Scaling (DVFS)
technique is one of the most efficient strategies to reduce
energy consumption in power-scalable MP2SoCs. The Mas-
sively Parallel Processor Array (MPPA-256) [26], for example,
implements the DVFS power management technique to achieve
75 GFLOPS/W of energy efficiency. MPPA-256 has an array
of 16 clusters connected through a high-speed NoC with a
bandwidth up to 3.2 GB/s.
While DVFS has taken part in designing energy-efficient
MP2SoCs, most of them are only capable of saving energy in
processors executing computation-intensive applications. As a
result, the benefits of DVFS may diminish when it comes to
communication-intensive applications, because the energy con-
sumed by interconnects dominates the total power consumption
and energy saving techniques for MP2SoC interconnects do not
exist [27]. This situation is getting worse with the emergence
of complex massively parallel NoCs that guarantee high-speed
while consuming more energy. In addition, some embedded
processors do not support the DVFS technique, making impos-
sible to vary voltage and frequency of the MP2SoC processors
to decrease the energy consumption. The rising static power
consumption and reduced dynamic power consumption of
next-generation processors, are also diminishing the benefits
of DVFS [28].
Duplication-based scheduling has proven to be an efficient
strategy [29] to schedule parallel tasks while minimizing com-
munication overhead. Emerging duplication-based approaches
struggle to minimize schedule lengths at the cost of en-
ergy consumption. Researches in this field try to combine
duplication-based algorithms with power reduction [29]. These
efforts use emerging power reduction techniques and try to
adapt them for cluster-based systems.
Following this direction, we studied a power-aware
duplication-based scheduling algorithm, EAD, proposed in the
context of homogenous cluster-based systems [4]. We conclude
that integrating such technique into the proposed framework
is a promising direction since we target homogenous MP2SoC
systems containing one cluster of processing units. Another
motivating point is that state-of-the-art techniques are based
on a DAG description of the application [30], which is the
entry point of the PREESM scheduler.
Integrating power estimation and optimization concepts in
the proposed framework follows four major steps:
• Adding power annotation capabilities to the MARTE
profile
• Integrating the needed power information in the frame-
work meta-models (MARTE and S-LAM) in order to
automate the estimation and optimization process,
• Using timing and power information gathered from
S-LAM model, scenario file, and piSDF model, to
generate a timed DAG,
• Performing energy estimation and optimisation using
the scheduling kernel that contains the energy-aware
duplication-based algorithm.
The next Section will detail the first step.
IV. INTRODUCED EXTENSIONS FOR POWER MODELING
The sources of power consumption of MP2SoC com-
ponents are dynamic power and static power as given by
equation:
P = P dyn + P stat (1)
The interconnection network is characterized with the cor-
responding static power consumption and dynamic power
consumption. The dynamic power consumption of a processing
element is in turn dependent on a set of parameters as follows:
P dynPE = ecycle · α · f (2)
where ecycle is the maximum energy per clock cycle, α is the
switching activity factor, and f is the operating frequency of
the processing element. These parameters should be defined in
the MARTE profile in order to enable power-aware scheduling.
MARTE proposes a power sub-package (HW Power)
in its Hardware Resource Modeling (HRM ) package, where
power consumption of each hardware component can be speci-
fied. In addition, it allows annotating non-functional properties
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Fig. 1. Proposed energy-aware DSE flow
related to power and energy using power-related attributes from
the HwPowerSupply or the HwComponent stereotypes.
The main idea of our specification methodology is that
each hardware component is associated with the appro-
priate stereotype from the HW Logical package defin-
ing its functional properties (HwProcessor, HwMemory,
HwCommunicationResource). Moreover, each process-
ing element and each interconnect is annotated with the
HwComponent stereotype. This stereotype presents each
hardware resource as a physical component with details on
its physical properties including power characteristics.
To provide accurate estimation adopting the selected en-
ergy consumption model, additional power-related expres-
sions are needed. In fact, the HwComponent stereotype
provides specification of static power consumption specifica-
tion using the staticConsumption attribute. While the static
power consumption of a given component can be annotated,
MARTE disregards the dynamic consumption associated with
the component activity. Consequently, the power of PEs and
the MP2SoC interconnect in busy working mode cannot be
modeled. Figure. 2 illustrates the HwComponent stereo-
type enriched with other attributes for high-level dynamic
power modeling. energyPerCycle, switchingActivity, and
frequency attributes can feed a computation of the dynamic
power consumption of a given processing element using Equa-
tion (2). The dynamicConsumption attribute expresses the
average dynamic power consumption of an interconnection
network. This attribute can be also needed in case there is no
available information about the energy par cycle, the switching
activity, or the frequency of a given processing element.
V. ENERGY-AWARE SCHEDULING KERNEL
Increasing concurrency, while decreasing inter-processor
communication cost, is a key challenge when scheduling a
DAG on a multiprocessor architecture. Therefore, finding an
<<Stereotype >>
HwComponent
staticConsumption: NFP_Power
staticDissipation: NFP_Power
dynamicConsumption: NFP_Power
energyPerCycle: NFP_Energy
switchingActivity: NFP_Real
frequency: NFP_Frequency
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HwCoolingSupply
coolingPower: NFP_Power
<<Stereotype>>
HwPowerSupply
suppliedPower: NFP_Power
capacity: NFP_Energy[0..1]
<<Stereotype>>
HwResourceService
consumption: NFP_Power
dissipation: NFP_Power
<<profile>>
HWPower
Fig. 2. Proposed MARTE extensions
optimal schedule is a NP-hard problem [31]. A method to de-
crease inter-processor communication cost is task duplication-
based scheduling.
The central idea behind duplicating tasks is to benefit
from processor idling time to remove waiting periods on other
processors by duplicating predecessor tasks. This technique
prevents transfer of results via the communication network
from a predecessor. To our knowledge, this is the first time that
an energy-aware duplication scheduling algorithm dedicated to
cluster environments is integrated in a model-based co-design
framework. The duplication process of the EAD algorithm
is similar to those found in other state-of-the-art duplication-
based scheduling schemes.
The EAD algorithm runs in three steps:
In the first step, the DAG is navigated in a top-down
fashion to compute the level for each node and create a task
sequence. The elements in the task sequence are the tasks
sorted in the ascending order of level.
In the second step, important parameters for each task
are computed. Mathematical equations used to calculate these
parameters can be found in [4].
In the third step, the EAD algorithm will make task
duplication decisions while guaranteeing optimal energy con-
sumption. In fact, it groups communication-intensive parallel
tasks and allocates them to the same processing element.
Moreover, it makes trade-offs between schedule lengths and
energy savings using an energy consumption model.
The proposed energy model in the EAD algorithm was
modified to be compatible with the characteristics of MP2SoC
systems.
The architectures targeted by our framework are distributed
memory MP2SoC systems containing more than one hundred
homogeneous PEs connected via a fast network. These archi-
tectures are composed of an SIMD cluster. The cluster includes
a configurable number of identical PEs.
A homogeneous SIMD cluster is defined as a set PE =
{PE1, PE2, ..., PEn}, where PEi is a processing element
attached to its local memory.
For making explicit duplication choices inside the energy-
aware kernel, refinements should be performed to produce
a timed DAG description of the application as explained in
Section III.
A timed DAG is a directed graph G = (V,E) where:
• V = {v1, v2, vN} is the vertex set of tasks, with ti is
the execution time of vi and 1 <= i <= N
• E is the edge set, with eij = (vi, vj , cij) a message
communicated between tasks vi and vj having a
communication time cij
The total energy consumed when running a parallel appli-
cation on an MP2SoC system is estimated using Equation (3)
where EPEclust presents the total energy consumption of the
PE cluster and ENoC depicts the energy consumption of the
entire interconnection network.
E = EPEclust + ENoC (3)
The average energy consumption in digital circuits consists
of two main components: dynamic energy and static energy.
Therefore, the overall energy consumption of the PE cluster
and the interconnection network can be defined as the sum-
mation of dynamic and static energy consumption as seen in
Equation (4) and (5).
EPEclust = E
dyn
PEclust + E
stat
PEclust (4)
ENoC = E
dyn
NoC + E
stat
NoC (5)
Equation (6), (7), (8), and (9) give the detailed energy estima-
tion model integrated in the proposed framework.
EdynPEclust = P
dyn
PE
n∑
i=1
tbusyi = (ecycle · α · f)
n∑
i=1
tbusyi (6)
EstatPEclust = P
stat
PE
n∑
i=1
tidlei (7)
EdynNoC = P
dyn
NoC
n∑
i=1
n∑
j=1,j 6=i
cbusyij (8)
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Fig. 3. The SIMD MP2SoC system
EstatNoC = P
stat
NoC
n∑
i=1
n∑
j=1,j 6=i
cidleij (9)
VI. CASE STUDY: AN H.263 ENCODER
In this study, we chose to use the H.263 video codec, a
mature and popular coding standard [32]. This application
is taken from the SDF 3 Benchmark [33] with worst-case
execution times for an ARM7TDMI core.
A. Simulation parameters
1) Hardware simulation parameters: The experimental
platform, shown in Figure. 3, is an SIMD massively parallel
processing SoC composed of a parametric set of PEs [34]. The
SIMD cluster encloses homogenous ARM7TDMI cores, with
private and local data memories attached to each core. The size
of each local memory is parametric and can be configured
depending on the application storage needs. To satisfy the
requirements of complex applications, the platform contains
a massively parallel crossbar-based NoC reaching 30MB/s of
bit-rate. It is a flexible and reconfigurable network performing
point to point irregular communications. In fact, the inter-
connect interface of the NoC is generic enough to support
a configurable size of inputs and outputs which are equal to
the number of PEs in the SIMD cluster. The SIMD cluster
and the massively parallel NoC are controlled synchronously
by an Array Controller Unit (ACU) which is responsible of
transferring parallel instructions to the cluster and handling
control or serial computations. The power consumption rates
of the ARM7TDMI cores [35] and the massively parallel NoC
used in the system specification are summarized in Table I.
2) Software simulation parameters: The basic coding ar-
chitecture of H.263 encloses an encoder part and a decoder
part [32]. Several application parameters can be adjusted and
optimized to meet time and power constraints. For instance,
data-parallelism can be exploited to reduce the execution
time of the application by taking advantage of the SIMD
massively parallel structure of the cluster. In H.263, data
parallelism at macro-block (MB) level permits to execute tasks
of the codec on different group of macroblocks (GOMB)
in parallel. To study the tradeoff between parallelism and
energy, the macro-block level parallelism is exploited in the
TABLE I. HARDWARE AND SOFTWARE SIMULATION PARAMETERS
SUMMARY
Software Testedframes
Resolution SQCIF QCIF
Size in pixel 128*96 176*144
Size in MB 48 99
GOMB 4, 8, 16, 48 3, 9, 11, 99
Hardware
Processor
Name ARM7 TDMI
Frequency 100 MHz
Energy per cycle 0.39 mW / MHz
Static power 16mW
Switching activity 1
NoC
Bitrate 30 MB / s
Static power 15 mW
Dynamic power 20 mW
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Fig. 4. Application, architecture and allocation UML diagram
experiments on two widely known image resolutions, SQCIF
and QCIF, varying the number of macro-blocks processed
in parallel as seen in Table I. For each simulation, the
execution time of tasks in the H.263 application from the
SDF 3 Benchmark [33] are defined in the UML model of the
application using the deadlineElements attribute from the
swSchedulableResourcestereotype.
B. Experimental results
To rapidly design an MP2SoC system that meets its con-
straints, in particular those related to timing and energy, two
main steps are identified: high level system specification and
system-level analyses.
1) High-level system specification: The H.263 codec UML
model sketched in Figure. 4 models the application functional-
ity. The targeted architecture is composed of a parametric set
of processing units (PU), containing each a processing element
connected to its local memory, an ACU, and a shared NoC, as
illustrated in Figure. 4. The mapping of the application onto
the MP2SoC architecture is sketched in the same figure. The
sequential tasks of the H263 codec are mapped on the ACU
via the Allocate links specified in Figure. 4. The Distribute
stereotype specifies precisely the distribution of the repetitions
of encode mb and decode mb tasks onto the SIMD cluster
containing the parametric set of PUs. The parametric specifi-
cation allows the scheduler taking partitioning and scheduling
decisions without limiting the PU number.
2) Successive transformations: Once the UML/MARTE-
based models are specified, the second step of our energy-
TABLE II. CHARACTERISTICS OF THE GENERATED DAGS
Resolution GOMB number Generated DAGActors number FIFOs number
SQCIF
(128*96)
48MB
4 144 19
8 22 35
16 38 67
48 102 195
QCIF
(176*144)
99MB
3 12 15
9 24 39
11 28 47
99 204 399
aware methodology is performed. It involves successive model
transformations and system-level analyses of the MP2SoC
system. The pisdf transformation chain leads to the generation
of a piSDF graph. The S-LAM transformation engine produces
an S-LAM description of the SIMD MP2SoC architecture
containing the physical properties of the architecture, such as
the energy consumption of the PEs and the NoC and the speed
of the NoC. The proposed co-design methodology encloses
a scenario-based design space exploration that exploits the
scenario file generated from high-level model to evaluate a
single design point. This means that during the analysis step
of the H.263 codec, 8 scenarios are generated and processed
separately. Each scenario includes different execution time and
communication time values. Moreover, the size of the frame
and the number of processed MBs varies from one scenario to
another. For each scenario, the user returns to the specification
step, change the appropriate parameters, and re-executes the
transformations. While values in the scenario file are re-
generated for each scenario, the piSDF and the S-LAM files
remain the same, permitting a time-saving in the exploration
process, which justifies the separation of concerns in the
analysis step. To run the energy-aware exploration process on
the scenario set, we take advantage of the facilities provided
by the PRRESM framework. The input models of PREESM
(piSDF graph, S-LAM diagram, scenario file) are first obtained,
then, the graph transformations module of PREESM is used
to convert the generated piSDF model into a DAG before
being transformed into a timed DAG and scheduled using the
proposed energy-aware scheduling kernel. For each resolution,
four DAGs are generated using the PREESM transformation
module with different characteristics (number of actors and
FIFOs) as seen in Table II.
3) Executing EAD: The scheduling kernel estimates the
optimal allocation/scheduling schema while choosing the ade-
quate number of PEs as seen in Table III. Figure. 5 illustrates
the generated schedule of the DAG containing 14 actors
and 19 FIFOs after and before duplicating. The proposed
schedule before duplicating reduces the schedule length by
allowing encode mb and decode mb tasks running in parallel
on four computing nodes. The duplication schedule further
improves the performance by duplicating motion estimation
and explode tasks on the second, third, and fourth nodes.
Thus, the communication delays between the explode task
and the encode mb tasks are eliminated. After duplicating,
the communication energy cost decreases from 115536 nJ to
39496 nJ, achieving 65% of gain. The scheduled length is also
decreased by a factor of 13%.
One can notice that the H.263 encoding energy and power
consumptions depend on the number of processing units and
the frame resolution as seen in Figure. 6. The energy and power
TABLE III. GENERATED NUMBER OF PES AND EAD EXECUTION TIME
Resolution GOMB number Estimated number of PEs EAD time (ms)
SQCIF
(128*96)
48MB
4 5 59
8 9 121
16 17 124
48 96 380
QCIF
(176*144)
99MB
3 4 94
9 10 112
11 12 126
99 198 1241
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Fig. 6. H.263 encoding energy and power consumption variations
consumptions of a frame increase for high number of PEs.
One can observe that the energy consumption variation of the
SQCIF encoding differs from that of the QCIF encoding. In
fact, the SQCIF consumes less energy than the QCIF since
it contains less MBs. One can also infer that for the same
resolution, energy measured before duplication (BFD) is bigger
than energy measured after duplication (AFD), the fact that
demonstrates the effectiveness of the scheduling policy. In fact,
the energy gain reached 53% for the SQCIF encoding and 59%
for the QCIF encoding. Moreover, gain increasing is directly
related to the communication-computation ratio: the more the
application is communication-intensive; the more the energy
gain is proven.
The obtained results demonstrated that EAD can effec-
tively save energy in MP2SoC systems and keeps respectable
speedup. In addition, the proposed scheduling kernel accel-
erates the DSE process to make early energy-efficient design
decisions. The total time required by EAD to make scheduling
decisions evaluates the time-efficiency of the proposed DSE
flow. EAD time efficiency means time complexity. The time
complexity of EAD is O(2|E| + |V |(log|V | + 1) + h|V |)
[4], where E is the number of messages, V is the number
of parallel tasks, and h is the height of the DAG. This
time complexity demonstrates that even with increased size
of DAGs, the exploration time keeps negligible as shown in
Table III.
VII. CONCLUSION
This paper proposes an estimation and optimization frame-
work for static power analysis for MP2SoC systems at model-
level. To our knowledge, it is the first tool to integrate
energy-aware duplication-based scheduling algorithms for the
state-of-the-art power-aware MDE-based tools. First, a power
modeling methodology has been proposed as an extension to
the MARTE profile, to address the global system consumption
that includes homogenous PEs and high-speed NoC. Secondly,
the studied Energy-Aware Duplication algorithm is coupled
with the successive MDE transformations to get the informa-
tion necessitated by for the scheduling kernel with a better
trade-off between accuracy and speed. Experimental results
show that our framework can reach important energy gains
while facilitating and accelerating the exploration of several
implementation choices.
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